FPGA: Difference between revisions

From Noisebridge
Jump to navigation Jump to search
Mschachter (talk | contribs)
No edit summary
Lxpk (talk | contribs)
No edit summary
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
{{fpga}}
== Editors/IDEs ==
== Editors/IDEs ==
*Emacs - [http://www.iis.ee.ethz.ch/~zimmi/emacs/vhdl-mode.html VHDL-Mode], [http://www.veripool.org/wiki/verilog-mode Verilog-mode]
*Emacs - [http://www.iis.ee.ethz.ch/~zimmi/emacs/vhdl-mode.html VHDL-Mode], [http://www.veripool.org/wiki/verilog-mode Verilog-mode] (free software)
*[https://www.altera.com/download/software/quartus-ii-we?GSA_pos=4&WT.oss_r=1&WT.oss=Quartus%20II Quartus II]
*[https://www.altera.com/download/software/quartus-ii-we?GSA_pos=4&WT.oss_r=1&WT.oss=Quartus%20II Quartus II] (proprietary software)
*[http://www.xilinx.com/tools/webpack.htm Xilinx ISE]
*[http://www.xilinx.com/tools/webpack.htm Xilinx ISE] (proprietary software)


== Simulators ==
== Simulators ==
*[http://www.icarus.com/eda/verilog/ Icarus Verilog]
*[http://www.icarus.com/eda/verilog/ Icarus Verilog] (free software)
*[http://www.veripool.org/wiki/verilator Verliator]
*[http://www.veripool.org/wiki/verilator Verliator] (free software)


== Boards/Dev Kits ==
== Boards/Dev Kits ==

Latest revision as of 19:56, 20 December 2025